Quality News
new | top | ask | show | best | algorithms | about

Vectorization of Verilog Designs and its Effects on Verification and Synthesis (arxiv.org)
×0.45 #40 | 30 points by matt_d 13 hours ago | 6 comments | ??? ???

Story Stats

This chart shows the history of this story's rank on the Hacker News "Top" (Front) Page, "New" Page, and "Best" Page, as well as its raw rank given the Hacker News ranking formula.

This chart shows the history of this story's upvotes compared to the expected upvotes for stories shown at the same ranks and times.

This chart shows the history of this story's estimated true upvote rate: the predicted long-term ratio of upvotes to expected upvotes.